# CHEAT HERO

Makefile Cheatsheet A comprehensive cheat sheet for Makefiles, covering syntax, variables, rules, functions, and command prefixes, along with practical examples.



# **Makefile Basics**

Syntax Overview	Variables			Rules	
A Makefile consists of rules, variables, and directives. General Structure: target: prerequisites command	Variable Assignment	Recursive assignment VAR := value Simple assignment VAR ?= value Conditional assignme	# # ent	Explicit Rule Implicit Rule	target: prerequisite1 prerequisite2 command1 command2 %.o: %.c
<ul> <li>target : The file to be created or updated.</li> <li>prerequisites : Files required for the target.</li> <li>command : Action to be executed.</li> </ul>	Variable Usage	VAR += more_value Append \$(VAR) # Access variable		Pattern Rule	gcc -c -o \$@ \$< \$(OBJ): %.o: %.c gcc -c -o \$@ \$<
Comments: # This is a comment		<b>\${VAR}</b> # Alternative syntax	4		
<pre>Including Makefiles: include other.mk -include optional.mk # Ignore if it doesn't exist</pre>	Example	<pre>SRC = main.c utils.c OBJ = \$(SRC:.c=.o) Substitutes .c with all: \$(OBJ) gcc -o myprogram \$(OBJ)</pre>	#		

## **Advanced Features**

#### Functions

unctions					
String Functions	<pre>\$(subst FROM,TO,TEXT) # Substitution \$(patsubst PATTERN,REPLACEMENT,TEXT)</pre>				
	<pre># Pattern substitution \$(strip STRING) # Remove leading/trailing whitespace \$(findstring FIND,IN)</pre>				
	<pre># Find string \$(filter PATTERN,TEXT) # Filter matching words \$(filter-out PATTERN,TEXT) # Filter out matching words</pre>				
	<pre>\$(sort LIST) # Sort list \$(word N,TEXT) # Extract nth word \$(wordlist START,END,TEXT) # Extract wordlist \$(words TEXT)</pre>				
	# Count words \$(firstword TEXT) # First word				
File Name Functions Conditional	<pre>\$(dir NAMES) # Directory part \$(notdir NAMES) # Non-directory part \$(suffix NAMES) # Suffix part \$(basename NAMES) # Basename part \$(addsuffix SUFFIX, NAMES) # Add suffix \$(addprefix PREFIX, NAMES) # Add prefix \$(join LIST1, LIST2) # Join lists \$(wildcard PATTERN) # Wildcard expansion \$(realpath NAMES) # Canonicalize file names \$(abspath NAMES) # Absolute file name</pre>				
Conditional Functions	<pre>\$(if CONDITION, THEN- PART, ELSE-PART) \$(or CONDITION1, CONDITION2,) \$(and</pre>				

CONDITION1, CONDITION2, ...

)

Conditional ifeq (ARG1, ARG2) Directives ...commands... else ...commands... endif ifdef VARIABLE ...commands... else ...commands... endif Include Directive include filenames... -include filenames... # Non-fatal **Override Directive** variable := value override variable := new\_value **Command Execution** 

Commands are executed by the shell. Each command is executed in a separate subshell.

## Example:

Directives

```
all:
echo "Starting..."
date
echo "Done."
```

Use **\$(shell command)** to execute a shell command and use its output as a variable value.

#### Example:

VERSION := \$(shell git describe --tags -abbrev=0)

# mmon Patterns & Best Practices

Target-Specific Variable Values	Order-only Prerequisites	Phony Targets	
You can define variable values that are specific to a target.	Order-only prerequisites are listed after a pipe symbol T. They ensure that certain targets are	Phony targets are targets that do not represent actual files. They are typically used to define	
Syntax:	built before the current target, but they don't cause the current target to rebuild if they are updated.	actions like clean, all, install, etc.	
target : variable = value	Syntax:	.PHONY: target_name	
Example:	<pre>target: normal-prerequisites   order-</pre>	Example:	
<pre>foo.o : CFLAGS = -02 bar.o : CFLAGS = -g</pre>	only-prerequisites	.PHONY: all clean	
Pattern-Specific Variable Values	Example: all: myprogram	all: myprogram	
You can define variable values that are specific to a pattern of targets.	myprogram: foo.o bar.o   config.h	<b>clean:</b> rm -f *.o myprogram	
Syntax:	gcc -o myprogram foo.o bar.o		
%.0 : CFLAGS = -02	config.h:		

**Debugging and Options** 

This sets CFLAGS to -02 for all .o files.

#### Makefile Options

make	Starts make process.	ι
make -f <filenam e&gt;</filenam 	Specifies the makefile to use.	t L V
<pre>make - n or make just- print</pre>	Prints the commands that would be executed, without actually executing them (dry run).	þ
make - B or make always- make	Unconditionally make all targets.	
make -j [N] or make jobs= [N]	Specifies the number of jobs to run simultaneously. If N is omitted, make runs as many jobs simultaneously as possible.	
make - k or make keep- going	Continue as much as possible after an error.	

# Debugging Tips

./configure

Use make -n or make --just-print to see the commands that Make will execute. Use make -d for verbose output, including variable assignments and implicit rules. Use \$(warning TEXT) or \$(error TEXT) to print debugging messages during Makefile parsing.

#### **Example Makefile**

*# Variables* CC = gcc CFLAGS = -Wall -g SRC = main.c helper.c OBJ = \$(SRC:.c=.0) TARGET = myapp

# Phony target .PHONY: all clean

*# Default target* 

all: **\$(**TARGET)

# Link the object files to create the target

\$(TARGET): \$(OBJ)

**\$(CC) \$(CFLAGS)** -0 **\$(TARGET) \$(OBJ)** 

# Compile C source files to object files

%.o: %.c

\$(CC) \$(CFLAGS) -C -O \$@ \$<

# Clean target

clean:

rm -f \$(OBJ) \$(TARGET)