



## Makefile Basics

### Syntax Overview

A Makefile consists of rules, variables, and directives.

#### General Structure:

```
target: prerequisites
    command
```

- `target`: The file to be created or updated.
- `prerequisites`: Files required for the target.
- `command`: Action to be executed.

#### Comments:

```
# This is a comment
```

#### Including Makefiles:

```
include other.mk
-include optional.mk # Ignore if it
doesn't exist
```

### Variables

#### Variable Assignment

```
VAR = value          #
Recursive assignment
VAR := value         #
Simple assignment
VAR ?= value         #
Conditional assignment
VAR += more_value    #
Append
```

#### Variable Usage

```
$(VAR)               #
Access variable
${VAR}               #
Alternative syntax
```

#### Example

```
SRC = main.c utils.c
OBJ = $(SRC:.c=.o) #
Substitutes .c with .o
all: $(OBJ)
    gcc -o myprogram
$(OBJ)
```

### Rules

#### Explicit Rule

```
target: prerequisite1
      prerequisite2
      command1
      command2
```

#### Implicit Rule

```
%.o: %.c
      gcc -c -o $@ $<
```

#### Pattern Rule

```
$(OBJ): %.o: %.c
      gcc -c -o $@ $<
```

Advanced Features

Functions

String Functions	<div><code>\$(subst FROM,TO,TEXT)</code> <i># Substitution</i> <code>\$(patsubst PATTERN,REPLACEMENT,TEXT)</code> <i># Pattern substitution</i> <code>\$(strip STRING)</code> <i># Remove leading/trailing whitespace</i> <code>\$(findstring FIND,IN)</code> <i># Find string</i> <code>\$(filter PATTERN,TEXT)</code> <i># Filter matching words</i> <code>\$(filter-out PATTERN,TEXT)</code> <i># Filter out matching words</i> <code>\$(sort LIST)</code> <i># Sort list</i> <code>\$(word N,TEXT)</code> <i># Extract nth word</i> <code>\$(wordlist START,END,TEXT)</code> <i># Extract wordlist</i> <code>\$(words TEXT)</code> <i># Count words</i> <code>\$(firstword TEXT)</code> <i># First word</i></div>
File Name Functions	<div><code>\$(dir NAMES)</code> <i># Directory part</i> <code>\$(notdir NAMES)</code> <i># Non-directory part</i> <code>\$(suffix NAMES)</code> <i># Suffix part</i> <code>\$(basename NAMES)</code> <i># Basename part</i> <code>\$(addsuffix SUFFIX,NAMES)</code> <i># Add suffix</i> <code>\$(addprefix PREFIX,NAMES)</code> <i># Add prefix</i> <code>\$(join LIST1,LIST2)</code> <i># Join lists</i> <code>\$(wildcard PATTERN)</code> <i># Wildcard expansion</i> <code>\$(realpath NAMES)</code> <i># Canonicalize file names</i> <code>\$(abspath NAMES)</code> <i># Absolute file name</i></div>
Conditional Functions	<div><code>\$(if CONDITION,THEN-PART,ELSE-PART)</code> <code>\$(or CONDITION1,CONDITION2,...)</code> <code>\$(and CONDITION1,CONDITION2,...)</code></div>

Directives

Conditional Directives	<div><code>ifeq (ARG1, ARG2) ...commands...</code> <code>else ...commands...</code> <code>endif</code>  <code>ifdef VARIABLE ...commands...</code> <code>else ...commands...</code> <code>endif</code></div>
Include Directive	<div><code>include filenames...</code> <code>-include filenames...</code> <i># Non-fatal</i></div>
Override Directive	<div><code>variable := value</code> <code>override variable := new_value</code></div>

Command Execution

<p>Commands are executed by the shell. Each command is executed in a separate subshell.</p> <p>Example:</p> <pre>all:     echo "Starting..."     date     echo "Done."</pre>
<p>Use <code>\$(shell command)</code> to execute a shell command and use its output as a variable value.</p> <p>Example:</p> <pre>VERSION := \$(shell git describe --tags -abbrev=0)</pre>

# Common Patterns & Best Practices

## Target-Specific Variable Values

You can define variable values that are specific to a target.

**Syntax:**

```
target : variable = value
```

**Example:**

```
foo.o : CFLAGS = -O2
bar.o : CFLAGS = -g
```

## Pattern-Specific Variable Values

You can define variable values that are specific to a pattern of targets.

**Syntax:**

```
%.o : CFLAGS = -O2
```

This sets `CFLAGS` to `-O2` for all `.o` files.

## Debugging and Options

### Makefile Options

<code>make</code>	Starts make process.
<code>make -f &lt;filename&gt;</code>	Specifies the makefile to use.
<code>make -n</code> or <code>make --just-print</code>	Prints the commands that would be executed, without actually executing them (dry run).
<code>make -B</code> or <code>make --always-make</code>	Unconditionally make all targets.
<code>make -j [N]</code> or <code>make --jobs=[N]</code>	Specifies the number of jobs to run simultaneously. If N is omitted, make runs as many jobs simultaneously as possible.
<code>make -k</code> or <code>make --keep-going</code>	Continue as much as possible after an error.

### Order-only Prerequisites

Order-only prerequisites are listed after a pipe symbol `|`. They ensure that certain targets are built before the current target, but they don't cause the current target to rebuild if they are updated.

**Syntax:**

```
target: normal-prerequisites | order-only-prerequisites
```

**Example:**

```
all: myprogram

myprogram: foo.o bar.o | config.h
    gcc -o myprogram foo.o bar.o

config.h:
    ./configure
```

### Debugging Tips

Use `make -n` or `make --just-print` to see the commands that Make will execute. Use `make -d` for verbose output, including variable assignments and implicit rules. Use `$(warning TEXT)` or `$(error TEXT)` to print debugging messages during Makefile parsing.

### Phony Targets

Phony targets are targets that do not represent actual files. They are typically used to define actions like `clean`, `all`, `install`, etc.

**Syntax:**

```
.PHONY: target_name
```

**Example:**

```
.PHONY: all clean

all: myprogram

clean:
    rm -f *.o myprogram
```

### Example Makefile

```
# Variables
CC = gcc
CFLAGS = -Wall -g
SRC = main.c helper.c
OBJ = $(SRC:.c=.o)
TARGET = myapp

# Phony target
.PHONY: all clean

# Default target
all: $(TARGET)

# Link the object files to create the target
$(TARGET): $(OBJ)
    $(CC) $(CFLAGS) -o $(TARGET) $(OBJ)

# Compile C source files to object files
%.o: %.c
    $(CC) $(CFLAGS) -c -o $$@ $$<

# Clean target
clean:
    rm -f $(OBJ) $(TARGET)
```